Acoustic and sonar analog signal processing applications require design of operational transconductance amplifiers (OTAs) that can be configured over wide frequency range in multiple bands and yet achieve low power consumption and low harmonic distortion. A fully differential, linear OTA is presented with digitally programmable transconductance ranging over three decades of dynamic range. Measurements from a prototype fabricated in a 0.5µm CMOS process demonstrate a 0.4 nA/V to 0.8 µA/V transconductance range, 40 dB common-mode rejection ratio (CMRR), and -48 dB third-order harmonic distortion, at 12 µW power dissipation.
INTRODUCTION
One of the advantages of field programmable analog arrays is its flexibility in reconfiguring circuit topologies and adapting them to specifications of different applications. In filter bank analog design, specifications may dictate adjustment of bandwidth parameters ranging over a wide range of frequencies covering audio to ultra-sonic range. The adjustment of filter parameters can be achieved either through digitally addressed capacitor arrays or through programmable OTAs whose transconductance can be digitally varied over a large range [1] . For very low frequency applications, digitally programmable capacitor sizing and resolution is limited by available silicon area, hence a more viable approach is to design wide range field programmable OTAs. Previous work in this field has focused on wide range analog tunability [2] using MOS transistors operating in subthreshold, or high-frequency applications [3] with tunability limited to 2 decades of transconductance. Limiting factors in increasing the range of tunability to several decades have been conflicting requirements of high linearity and dynamic range. This paper proposes an OTA architecture whose transconductance can be varied over 3 decades without appreciable degradation of its linearity or dynamic range. The design This research was sponsored by ONR N00014-99-1-0612 and ONR/DARPA N00014-00-C-0315. The chip was fabricated through the MOSIS service.
presented in this paper builds upon the tunable linear OTA architecture in [4, 1] and is augmented by using two-level digital current scaling techniques to obtain a wide-range linear transconductance.
The paper is organized as follows. Section 2 describes different elements used to design the digitally adjustable, fully differential OTA including current scaling techniques and common-mode feedback. Section 3 describes experimental results obtained from a prototype fabricated in 0.5µ CMOS technology, and section 4 provides concluding remarks. Figure 1 shows the architecture of the OTA. The design is fully symmetric for high noise immunity and high power supply rejection ratio. The key elements in the design are the input transistors M 17, M18, the current sensing transistors M 1, M3 and the mirror transistors M 2, M4. The current mirror ratios M 1, M2 and M 3, M4 are digitally selectable through bits S 1 and S 0 (S 0 ) as clarified in Figure 2 .
DIGITALLY PROGRAMMABLE OTA DESIGN
Denote gm p the transconductance and gd p the output conductance of the input stage transistors M 17, M18. Also let gm n the transconductance of the current sensing transistors M 1, M3. Then the relative current change δI in with respect to a change in the differential input voltage δV in is expressed as
where R is a resistor of 1M Ω integrated on chip, which makes the OTA inherent linear. Condition (1) is valid as long as
Rather than adjusting the linear resistance R using active elements, it is more convenient to obtain a variable transconductance through scaling of the output current of the OTA first stage, in a second stage. Coarse level scaling is performed by the digitally programmable mirrors M 1, M2 and M 3, M4 and fine level scaling is performed at the output stage by the current divider in Figure 1 , detailed in Figure 3 . 
Current Divider
The current divider described in [6] and shown in Figure 3 offers the advantage of compactness in implementation, with four transistors for each bit of digital resolution.
It is similar to a resistive ladder and the division is linear if V a and V b are ideal voltage source. The current divider scales the input current I in by a binary coded digital factor with bits B i , generating an output current: Critically important in achieving uniform scaling in the circuit of Figure 3 are low impedances nodes V a and V b , ideally at same potential. This is achieved by using the regulated cascode current conveyor [7] architecture shown in Figure 4 . The node I out is connected to the output current source of the OTA as shown in Figure 1 to establish high output impedance as essential to a transconductance amplifier. The output common mode at this high impedances node is determined by a common-mode feedback circuit described below.
Common Mode Feedback
The common-mode stabilization for the OTA is achieved using the simple circuit shown in Figure 5 . The circuit regulates the bias level V cm to maintain the maximum of V + and V − to a predetermined level through negative feedback. Nonlinearity due to the maximum operation affect the outputs V + and V − , but not their difference to first order. In contrast to more involved circuits to maintain true common mode, [8] , the common-mode circuit of Figure 5 menting filter, OTAs with common output nodes share a single common-mode stabilization circuit.
EXPERIMENTS
A prototype array of OTAs implementing a reconfigurable 32-channel filter-bank was fabricated in a 0.5µ CMOS process. The 3 × 3mm chip shown in Figure 6 consists of mainly 320 OTAs for different configurations of filter topologies. S1,S0 = 00 S1,S0 = 01 S1,S0 = 10 S1,S0 = 11 programmable range of the OTA. The four different curves shown correspond to different S1 and S0 bit settings which achieve coarse-level scaling by approximate factors 1, 2, 4 and 8. Figure 8 also illustrates the effect of fine-level scaling indicated by the digital values in x coordinates to achieve a scaling by a factor of 255. In conjunction both stages of scaling result in an overall transconductance range of 0.39 nA/V to 0.8 µA/V, covering more than three decades. Table 1 summarizes the overall specification and measured performance figures of a single OTA.
OTAs and capacitors are integrated on-chip to generate various filter topologies. As an example, a first-order low-pass filter was realized. The low-pass filter comprises two OTAs and a capacitor as shown in Figure 9 . The filter was programmed to unity gain at low frequency (by programming the two OTAs to have identical transconductance value) and with variable cut-off frequency. The measured Fig. 9 . Two OTAs and one capacitor configured as firstorder low-pass filter. 
CONCLUSION
A fully differential operational transconductance amplifier with three decades of digitally programmable range has been presented. The OTA demonstrated low third order harmonic distortion, large CMRR and a large input dynamic range. The flexible design allows the OTA to operate with small bias currents which results in a minimum power consumption of 12µW. This design can be adapted for use in different applications with center frequencies ranging from subsonic to ultrasonic frequencies (10 Hz-120 kHz).
